Scheduling and communication-aware mapping of HW-SW modules for dynamically and partially reconfigurable SoC architectures

S. Fekete, J. van der Veen, J. Angermeier, Diana Göhringer, M. Majer, J. Teich

In Proc. of the Dynamically Reconfigurable Systems Workshop (DRS), Zurich, Switzerland.

tags: